FABRICATION OF POLYSILICON GATE FET IN LASER NELTED SILICON ON SILICON DIOXIDE ON PLZT(U) NAVAL OCEAN SYSTEMS CENTER SAN DIEGO CA H L BURGENER ET AL HAR 87 F/G 9/1 AD-8191 982 UNCLASSIFIED NL



AD-A191 902





		EPORT DOCUM	IENTATION DA				1
1 a. REPORT SECURITY CLASSIFICATION	<u></u>	EPONT DOCUM	TID RESTRICTIVE MARKINGS		200 (400)	C (177)	L
UNCLASSIFIED			The restrictive management				
28. SECURITY CLASSIFICATION AUTHORITY			3. DISTRIBUTION/AVAILABI	LITY OF REPORT			1
2b. DECLASSIFICATION/DOWNGRADING SCHEDULE			Approved for public release; distribution is unlimited.				ļ
4. PERFORMING ORGANIZATION REPORT NUMB	ER(S)		5. MONITORING ORGANIZA	TION REPORT NUMBER	R(S)	X Da	
							VA
88. NAME OF PERFORMING ORGANIZATION		6b. OFFICE SYMBOL (if applicable)	7e. NAME OF MONITORING ORGANIZATION 7b. ADDRESS (City. State and 2)P Code)			1,1980	NA.
Naval Ocean Systems Center						1 R 1	
Sc. ADDRESS (City, State and ZIP Code)		<u> </u>	76. ADDRESS (City. State and	d ZIP Codel	1 "		1
1						ONE.	1
San Diago CA 001E0 E000							1
San Diego, CA 92152-5000 8a NAME OF FUNDING/SPONSORING ORGANIZ	ATION	8b. OFFICE SYMBOL	9 PROCUREMENT INSTRUM	SENT IDENTIFICATION	M JARFR	-	ł
Defense Advanced Research Projects Agency		(if applicable)	U. I NOUNEMON INCINUMENT INCINUMENT INCINUMENT				
		DARPA			f		
8c. ADDRESS (City, State and ZIP Code)			10. SOURCE OF FUNDING NUMBERS				1
1400 Wilson Boulevard Arlington, VA 22209			PROGRAM ELEMENT NO	PROJECT NO.	TASK NO	AGENCY ACCESSION NO.	ì
			62301E	EE87	DARPA	DN388 650	ł
11. TITLE (include Security Classification)					1	<u> </u>	ļ
Fabrication of Polysilicon Gat	e FET in L	aser Melted Silicon I	Dioxide on PLZT				
12. PERSONAL AUTHOR(S)				7	*		ł
M.L. Burgener						***	l
13a. TYPE OF REPORT 13b. TIME COVERED FROM			14. DATE OF REPORT (Year, Month. Day) March 1987				1
16. SUPPLEMENTARY NOTATION	··•	- Andrew Control of the Control of t					ackslash
							1
17. COSATI CODES		18 SUBJECT TERMS (Compa	ie on reverse if necessary and ide	neith by black number			1 /
FILD GROUP							
7	SUB-GROUP	N-Channel FET polysilicon gate F	ET	/-			1
			stors, Ferroelectric r	naterials]
19 ABS PACT (Continue on reverse if necessary of	and identify by block i	number)					
N-channel Polysilicon-gate mobilities in the devices are dielectric thickness and chann	50 cpm. /V∎	with threshold and	d source-to-drain b	reakdown vol	tages as expec	ted from the	4
excellent electro-optic effect.	<i>:</i> ·	V.		1	J 1	dification	
			(porter)		- 40		<u> </u>
	5 - , /				By_		
•			Distributi			tribution	
					- 1		
					AVE	ailability	odes
						Avail and	or
					Dist	Special	-
			-7	····			1
20.DISTRIBUTION/AVAILABILITY OF ABSTRACT UNCLASSIFIED/UNLIMITED	SAME AS RPT	DTIC USERS	21 ABSTRACT SECURITY UNCLASSIFIE		4-1		}
22a. NAME OF RESPONSIBLE INDIVIDUAL	C) SOME OF RE	LJ one osens	22b. TELEPHONE (include		22c. OFFICE SYMBO	2	1
M.L. Burgener			619-225-6221	•	Code 553		
DD 50PM 1472 94 IAB	<u> </u>	83 APR EDITION M	AY BE USED UNTIL EXHAUSTED	<u> </u>		INCI ACCIPIED	_

ALL OTHER EDITIONS ARE OBSOLETE

UNCLASSIFIED
SECURITY CLASSIFICATION OF THIS PAGE

FABRICATION OF POLYSILICON GATE FET IN LASER MELTED SILICON ON SILICON DIOXIDE ON PLZT

Indexing terms: Field-effect transistors, Ferroelectric materials

N-channel polysilicon-gate FETs have been fabricated in a laser-melted silicon-on-SiO₂-on-PLZT structure. Channel mobilities in the devices are 50 cm²/Vs with threshold and source-to-drain breakdown voltages as expected from the dielectric thickness and channel doping used. PLZT wafers subjected to the same processing temperatures st²² show an excellent electro-optic effect.

Lanthanum-modified lead-zirconate-titanate PLZT or [(Pb, La) (ZR, Ti) (O₃)] is a ferroelectric ceramic material known for its strong quadratic electro-optic effect, excellent transparency and relative ease of fabrication. These properties make it suitable for various electro-optic device applications such as memories and spatial light modulators. The fabrication of silicon semiconductor switches on an electro-optic substrate such as PLZT enables the realisation of a completely integrated optical switch. We report here on the preparation of silicon films on PLZT and the subsequent laser melting and device fabrication in these films.

2 in (51 mm)-diameter PLZT wafers were purchased commercially. The polysilicon and SiO₂ films were deposited at 750 C in a horizontal reactor using silane, oxygen (if needed) and nitrogen gases all at atmospheric pressure. Wafers were first cleaned in a solution of hydrogen peroxide, ammonium hydroxide and deionised water (Standard Clean One or SC1), then rinsed in deionised water. 300 nm of SiO₂ was then deposited on the back side to protect the PLZT from the effect of subsequent acids (especially HF). Next, on the top side, a thick 3500 nm layer of SiO₂ was deposited, followed immediately by a 600 nm layer of polysilicon. The thick SiO₂ layer acted as a thermal buffer during the laser melting of the polysilicon.

Laser melting of the polysilicon layer was accomplished by using an argon ion laser in the TEM₀₁ mode. The dwell time of the laser was controlled by using a spatial filter to reduce the spot size in the direction of scanning and appropriately adjusting the scanning speed. This reduced dwell time, coupled with thermal isolation of the PLZT substrate from the polysilicon by the thick SiO₂ layer, allowed the melting of the polysilicon without damaging the temperature-sensitive




Fig. 1 Source/drain characteristic of N-channel FET made on PLZT structure

Gate voltage ≈ -10 V

Fig. 1 shows a typical source/drain characteristic. The sharp 12 V breakdown is approximately what one expects from the channel implant (the bulk trailer wafers have a 15 V breakdown), indicating that high-quality recrystallised material has been achieved. Fig. 2 shows a family of curves of an FET on the PLZT structure. The threshold of 5.5 V is what one expects from the dielectric thickness and channel doping. The failure to reach saturation is accounted for by a high contact resistance. Mobility is measured in the linear region at low source-drain voltage and is approximately $50 \text{ cm}^2/\text{Vs}$.




Fig. 2 I/V characteristics of N-channel FET made on PLZT structure Offset = +8 V. There are eight steps at 2 V/step. $L = 4.5 \,\mu\text{m}$ and $W = 40 \,\mu\text{m}$

In conclusion, it has been demonstrated that it is possible to make device-quality silicon films on PLZT. Devices in these films show MOSFET behaviour with good breakdown and threshold characteristics. The PLZT wafers subjected to the same high-temperature steps as the processed PLZT wafer show no degradation in electro-optic properties. Further work is now in progress to make electro-optic switches in this silicon/PLZT structure and demonstrate the viability of using these switches in spatial light modulators (SLMs).

The authors would like to thank DARPA (J. Neff) for the funding of this work and R. E. Reedy for his many useful discussions.

M. L. BURGENER

13th February 1987

Naval Ocean Systems Center Code 553 San Diego, CA 92152-5000, USA

T. H. LIN

Department of Electrical Engineering & Computer Science University of California at San Diego La Jolla, CA 92093, USA

References

- 1 LAND, C. E., and THACHER, P. D.: 'Ferroelectric ceramic electrooptic materials and devices', Proc. IEEE, 1969, 57, p. 751
- 2 REEDY, R. E., and LEE, S. H.: 'Silicon photodetectors integrated on a lithium tantalate substrate', Appl. Phys. Lett., 1984, 44
- 3 BURGENER, M. L., and REEDY, R. E.: "Temperature distributions produced in a two-layer structure by a scanning cw laser or electron beam", J. Appl. Phys. 1982, 53

TE 8